

FIG. 1




FIG. 2




FIG. 3





FIG. 4




FIG. 5

signals which can be directly inputted from a PC outputting address signals A0 to A11




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10

when an additional address signal is inputted into A11 terminal




FIG. 11




FIG. 12

CS0	CS1	CS2	CS3	A13	A12
L	H	H	H	1	1
H	L	H	H	1	0
H	H	L	H	0	1
H	H	H	L	0	0